Dual, 1-TO-1 Differential-to-LVCMOS Translator/Buffer

Features ? Two LVCMOS / LVTTL outputs ? Two differential CLKx, nCLKx input pairs ? CLK, nCLK pairs can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL ? Maximum output frequency: 350MHz (typical) ? Output skew: 60ps (maximum) ? Part-to-part skew: 500ps (maxi

文件：323.75 Kbytes 頁(yè)數(shù)：14 Pages

RENESAS

瑞薩

Dual, 1-TO-1 Differential-to-LVCMOS Translator/Buffer

文件：129.389 Kbytes 頁(yè)數(shù)：13 Pages

IDT

Dual,1-to-1 Differential-to-LVCMOS Translator/Buffer

The 83023I is a dual, 1-to-1 Differential-to-LVCMOS Translator/Fanout Buffer. The differential inputs can accept most differential signal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL) and translate into two single-ended LVCMOS outputs. The small 8-lead SOIC footprint makes this device ideal for use i ? Two LVCMOS / LVTTL outputs\n? Two differential CLKx, nCLKx input pairs\n? CLK, nCLK pairs can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL\n? Maximum output frequency: 350MHz (typical)\n? Output skew: 60ps (maximum)\n? Part-to-part skew: 500ps (maximum)\n? Addit;

Renesas

瑞薩

DUAL, 1-TO-1 DIFFERENTIAL-TOLVCMOS TRANSLATOR/BUFFER

GENERAL DESCRIPTION The ICS83023I is a dual, 1-to-1 Differential-toLVCMOS Translator/Fanout Buffer and a member of the HiPerClockS? family of High Performance Clock Solutions from ICS. The differential inputs can accept most differential signal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL) and tra

文件：328.14 Kbytes 頁(yè)數(shù)：13 Pages

IDT

DIFFERENTIAL-TO-LVCMOS TRANSLATOR/BUFFER

GENERAL DESCRIPTION The ICS83023I is a dual, 1-to-1 Differential-to-LVCMOS Translator/Fanout Buffer and a member of the HiPerClockS? family of High Performance Clock Solutions from ICS. The differential inputs can accept most differential signal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL) and tr

文件：158.42 Kbytes 頁(yè)數(shù)：12 Pages

ICST

DUAL, 1-TO-1 DIFFERENTIAL-TOLVCMOS TRANSLATOR/BUFFER

GENERAL DESCRIPTION The ICS83023I is a dual, 1-to-1 Differential-toLVCMOS Translator/Fanout Buffer and a member of the HiPerClockS? family of High Performance Clock Solutions from ICS. The differential inputs can accept most differential signal types (LVDS, LVHSTL, LVPECL, SSTL, and HCSL) and tra

文件：328.14 Kbytes 頁(yè)數(shù)：13 Pages

IDT