1024 x 4 CMOS RAM

Description The HM-6514 is a 1024 x 4 static CMOS RAM fabricated using self-aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation. On-chip latches are provided for addresses allowing efficient interfacing with microproc

文件：41.05 Kbytes 頁數(shù)：7 Pages

INTERSIL

1024 x 4 CMOS RAM

Description The HM-6514 is a 1024 x 4 static CMOS RAM fabricated using self-aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation. On-chip latches are provided for addresses allowing efficient interfacing with microproc

文件：41.05 Kbytes 頁數(shù)：7 Pages

INTERSIL

1024 x 4 CMOS RAM

Description The HM-6514 is a 1024 x 4 static CMOS RAM fabricated using self-aligned silicon gate technology. The device utilizes synchronous circuitry to achieve high performance and low power operation. On-chip latches are provided for addresses allowing efficient interfacing with microproc

文件：41.05 Kbytes 頁數(shù)：7 Pages

INTERSIL

VCXO and Synchronous Ethernet Jitter Attenuator

General Description The 810251I is a high performance, low jitter/low phase noise VCXO. The 810251i uses a low frequency and low cost pullable crystal to achieve jitter attenuation for synchronous Ethernet applications. The 810251I can take an input of either 25MHz or 125MHz and produce a sin

文件：433.95 Kbytes 頁數(shù)：16 Pages

RENESAS

瑞薩

絲印：10252AIL；Package：TSSOP；VCXO and Synchronous Ethernet Jitter Attenuator

Features ? Two single-ended outputs (LVCMOS or LVTTL levels), output Impedance: 15? ? Phase jitter attenuation by the VCXO-PLL using a 25MHz pullable external crystal (XTAL) ? Input frequencies: 25MHz or 125MHz ? Output frequency: 25MHz ? PLL loop bandwidth adjustable by external components

文件：450.8 Kbytes 頁數(shù)：17 Pages

RENESAS

瑞薩

絲?。?a target="_blank" title="Marking" href="/10252ail/marking.html">10252AIL；Package：TSSOP；VCXO and Synchronous Ethernet Jitter Attenuator

Features ? Two single-ended outputs (LVCMOS or LVTTL levels), output Impedance: 15? ? Phase jitter attenuation by the VCXO-PLL using a 25MHz pullable external crystal (XTAL) ? Input frequencies: 25MHz or 125MHz ? Output frequency: 25MHz ? PLL loop bandwidth adjustable by external components

文件：450.8 Kbytes 頁數(shù)：17 Pages

RENESAS

瑞薩

絲?。?a target="_blank" title="Marking" href="/ics252bi03l/marking.html">ICS252BI03L；Package：VFQFN；VCXO Jitter Attenuator and FemtoClock? Multiplier

FEATURES ? Two LVCMOS/LVTTL outputs, 17Ω impedance Each output supports independent frequency selection at 25MHz, 62.5MHz, 125MHz, and 156.25MHz ? Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL ? Accepts input frequencies from 8kHz to 155.52MHz in

文件：902.59 Kbytes 頁數(shù)：25 Pages

RENESAS

瑞薩

絲?。?a target="_blank" title="Marking" href="/ics252bi03l/marking.html">ICS252BI03L；Package：VFQFN；VCXO Jitter Attenuator and FemtoClock? Multiplier

FEATURES ? Two LVCMOS/LVTTL outputs, 17Ω impedance Each output supports independent frequency selection at 25MHz, 62.5MHz, 125MHz, and 156.25MHz ? Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL ? Accepts input frequencies from 8kHz to 155.52MHz in

文件：902.59 Kbytes 頁數(shù)：25 Pages

RENESAS

瑞薩

絲?。?a target="_blank" title="Marking" href="/ics0252bi03l/marking.html">ICS0252BI03L；Package：TQFP；VCXO Jitter Attenuator and FemtoClock? Multiplier

FEATURES ? Two LVCMOS/LVTTL outputs, 17Ω impedance Each output supports independent frequency selection at 25MHz, 62.5MHz, 125MHz, and 156.25MHz ? Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL ? Accepts input frequencies from 8kHz to 155.52MHz in

文件：902.59 Kbytes 頁數(shù)：25 Pages

RENESAS

瑞薩

絲?。?a target="_blank" title="Marking" href="/ics0252bi03l/marking.html">ICS0252BI03L；Package：TQFP；VCXO Jitter Attenuator and FemtoClock? Multiplier

FEATURES ? Two LVCMOS/LVTTL outputs, 17Ω impedance Each output supports independent frequency selection at 25MHz, 62.5MHz, 125MHz, and 156.25MHz ? Two differential inputs support the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL ? Accepts input frequencies from 8kHz to 155.52MHz in

文件：902.59 Kbytes 頁數(shù)：25 Pages

RENESAS

瑞薩