絲?。?a target="_blank" title="Marking" href="/vh/marking.html">VH；Package：SOT1203；Dual 2-input EXCLUSIVE-OR gate

1. General description The 74LVC2G86 is a dual 2-input EXCLUSIVE-OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of s

文件：285.92 Kbytes 頁(yè)數(shù)：18 Pages

NEXPERIA

安世

Dual 2-input EXCLUSIVE-OR gate

The 74LVC2G86 provides a dual 2-input EXCLUSIVE-OR gate.\n Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V and 5 V environment.\n This device is fully specified for partial power-down applications using IOFF. T ? Wide supply voltage range from 1.65 V to 5.5 V\n? 5 V tolerant inputs for interfacing with 5 V logic\n? High noise immunity\n? Complies with JEDEC standard:? JESD8-7 (1.65 V to 1.95 V)\n? JESD8-5 (2.3 V to 2.7 V)\n? JESD8B/JESD36 (2.7 V to 3.6 V)\n\n? ESD protection:? HBM JESD22-A114F exceeds 2000;

Nexperia

安世

Package：8-XFDFN；包裝：卷帶（TR） 類別：集成電路（IC） 門和反相器 描述：IC GATE XOR 2CH 2-INP 8XSON

Nexperia USA Inc.

Dual 2-input exclusive-OR gate

文件：82.46 Kbytes 頁(yè)數(shù)：15 Pages

PHI

PHI

Dual 2-input EXCLUSIVE-OR gate

1. General description The 74LVC2G86 is a dual 2-input EXCLUSIVE-OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of s

文件：285.92 Kbytes 頁(yè)數(shù)：18 Pages

NEXPERIA

安世