DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

FEATURES ? Negative edge-triggering ? Each fli-flop can be used independently ? Direct set and reset inputs ? Qand Q outputs ? Wide operating temperature range (T, = —20~+75°C)

文件：231.32 Kbytes 頁數(shù)：4 Pages

MITSUBISHI

三菱電機

DUAL JK FLIP-FLOP WITH SET AND CLEAR

The SN54/74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long a

文件：63.62 Kbytes 頁數(shù)：2 Pages

MOTOROLA

摩托羅拉

DUAL JK FLIP-FLOP WITH SET AND CLEAR

The SN54/74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long a

文件：63.62 Kbytes 頁數(shù)：2 Pages

MOTOROLA

摩托羅拉

Dual J-K Flip-Flop(with Preset and Clear)

Dual J-K Flip-Flop(with Preset and Clear)

文件：72.27 Kbytes 頁數(shù)：6 Pages

HITACHIHitachi Semiconductor

日立日立公司