Dual JK Fllp-Flop Product Specification

DESCRIPTION The '73 is a dual flip-flop with individual J, K, Clock and direct Reset inputs. The 7473 is positive pulse-triggered. JK infor- mation is loaded into the master while the Clock is HIGH and transferred to the slave on the HIGH-to-LOW transition. For the 7473, the J and K inputs

文件：137.17 Kbytes 頁數(shù)：5 Pages

ETCList of Unclassifed Manufacturers

未分類制造商

DUAL NEGATIVE-EDGE-TRIGGERED MASTER-SLAVE J-K FLIP-FLOPS WITH CLEAR AND COMPLEMENTARY OUTPUTS

文件：91.15 Kbytes 頁數(shù)：3 Pages

NSC

國半

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

General Description This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the tra

文件：53.28 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

文件：121.86 Kbytes 頁數(shù)：6 Pages

NSC

國半