Octal D-Type Flip-Flop with Common Enable and Clock

General Description The DM74LS377 is an 8-bit register built using advanced low power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common input enable. The device is packaged in the space-saving (0.3 inch row spacing) 20-pin

文件：55.26 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

LOW POWER SCHOTTKY

The SN74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. ? 8-Bit High Speed Parallel Registers ? Positive Edge-Triggered D-Type Flip Flops ? F

文件：127.6 Kbytes 頁數(shù)：8 Pages

ONSEMI

安森美半導(dǎo)體

OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE

The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar

文件：250.77 Kbytes 頁數(shù)：7 Pages

MOTOROLA

摩托羅拉

Octal D Flip-Flop with Enable

文件：299.57 Kbytes 頁數(shù)：6 Pages

SYC

OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE

文件：180.21 Kbytes 頁數(shù)：16 Pages

TI

德州儀器

LOW POWER SCHOTTKY

ONSEMI

安森美半導(dǎo)體