Triple 3-input OR gate

GENERAL DESCRIPTION The 74HC/HCT4075 are high-speed Si-gate CMOS devices and are pin compatible with the “4075” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4075 provide the 3-input OR function. FEATURES ? Output capability: standard

文件：32.5 Kbytes 頁數(shù)：5 Pages

PHI

PHI

Triple 3-input OR gate

1. General description The 74HC4075; 74HCT4075 is a triple 3-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. 2. Features and benefits ? Complies with JEDEC standard no. 7A ? Input levels: ? For 7

文件：200.61 Kbytes 頁數(shù)：11 Pages

NEXPERIA

安世

Triple 3-input OR gate

GENERAL DESCRIPTION The 74HC/HCT4075 are high-speed Si-gate CMOS devices and are pin compatible with the “4075” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT4075 provide the 3-input OR function. FEATURES ? Output capability: standard

文件：32.5 Kbytes 頁數(shù)：5 Pages

PHI

PHI

Triple 3-input OR gate

1. General description The 74HC4075-Q100; 74HCT4075-Q100 is a triple 3-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. This product has been qualified to the Automotive Electronics Council (AEC) sta

文件：218.46 Kbytes 頁數(shù)：12 Pages

NEXPERIA

安世

Triple 3-input OR gate

文件：219.55 Kbytes 頁數(shù)：12 Pages

NEXPERIA

安世

Triple 3-input OR gate

The 74HC4075; 74HCT4075 is a triple 3-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC. ? Complies with JEDEC standard no. 7A\n? Input levels:? For 74HC4075: CMOS level\n? For 74HCT4075: TTL level\n\n? ESD protection:? HBM JESD22-A114F exceeds 2000 V\n? MM JESD22-A115-A exceeds 200 V\n\n? Specified from -40 °C to +85 °C and from -40 °C to +125 °C;

Nexperia

安世

Triple 3-input OR gate

The 74HC4075-Q100; 74HCT4075-Q100 is a triple 3-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.\n This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) an ? Automotive product qualification in accordance with AEC-Q100 (Grade 1)? Specified from -40 °C to +85 °C and from -40 °C to +125 °C\n\n? Complies with JEDEC standard JESD7A\n? Input levels:? For 74HC4075-Q100: CMOS level\n? For 74HCT4075-Q100: TTL level\n\n? ESD protection:? MIL-STD-883, method 301;

Nexperia

安世

Logic

Nexperia

安世

Package：14-SOIC（0.154"，3.90mm 寬）；包裝：卷帶（TR）剪切帶（CT）Digi-Reel? 得捷定制卷帶 類別：集成電路（IC） 門和反相器 描述：IC GATE OR 3CH 3-INP 14SO

Nexperia USA Inc.

Package：14-SSOP（0.209"，5.30mm 寬）；包裝：管件 類別：集成電路（IC） 門和反相器 描述：IC GATE OR 3CH 3-INP 14SSOP

Nexperia USA Inc.