| 型號 | 下載 訂購 | 功能描述 | 制造商 上傳企業(yè) | LOGO |
|---|---|---|---|---|
18-Bit Undershoot/Overshoot Clamp General Description The 74F1071 is an 18-bit undershoot/overshoot clamp which is designed to limit bus voltages and also to protect more sensitive devices from electrical overstress due to electrostatic discharge (ESD). The inputs of the device aggressively clamp voltage excursions nominally at 文件：91.83 Kbytes 頁數(shù)：6 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD | ||
18-Bit Undershoot/Overshoot Clamp General Description The 74F1071 is an 18-bit undershoot/overshoot clamp which is designed to limit bus voltages and also to protect more sensitive devices from electrical overstress due to electrostatic discharge (ESD). The inputs of the device aggressively clamp voltage excursions nominally at 文件：91.83 Kbytes 頁數(shù)：6 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD | ||
Dual JK Positive Edge-Triggered Flip-Flop General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J 文件：79.72 Kbytes 頁數(shù)：7 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD | ||
Positive J-K positive edge-triggered flip-flops DESCRIPTION The 74F109 is a dual positive edge-triggered JK-type flip-flop featuring individual J, K, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock (CP) input. The J and K are 文件：85.03 Kbytes 頁數(shù)：10 Pages | PHI PHI | PHI | ||
Dual JK Positive Edge-Triggered Flip-Flop General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J 文件：79.72 Kbytes 頁數(shù)：7 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD | ||
Dual JK Positive Edge-Triggered Flip-Flop General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J 文件：79.72 Kbytes 頁數(shù)：7 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD | ||
Dual JK Positive Edge-Triggered Flip-Flop General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D-type flip-flop (refer to F74 data sheet) by connecting the J 文件：79.72 Kbytes 頁數(shù)：7 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates, each of which performs the logic NAND function. 文件：48.31 Kbytes 頁數(shù)：4 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates, each of which performs the logic NAND function. 文件：48.31 Kbytes 頁數(shù)：4 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD | ||
Triple 3-Input NAND Gate General Description This device contains three independent gates, each of which performs the logic NAND function. 文件：48.31 Kbytes 頁數(shù)：4 Pages | FAIRCHILD 仙童半導(dǎo)體 | FAIRCHILD |
技術(shù)參數(shù)
- 精度：
±10%
- 額定電流：
100mA
- 直流電阻(DCR)：
6Ω
- Q值：
- 自諧頻率：
14MHz
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
NAT |
24+/25+ |
393 |
原裝正品現(xiàn)貨庫存價(jià)優(yōu) |
詢價(jià) | |||
NSC |
05+ |
SOIC |
1000 |
自己公司全新庫存絕對有貨 |
詢價(jià) | ||
24+ |
169 |
詢價(jià) | |||||
TI |
24+ |
DIP |
25843 |
公司原廠原裝現(xiàn)貨假一罰十!特價(jià)出售!強(qiáng)勢庫存! |
詢價(jià) | ||
NS |
97 |
SOP-14 |
23 |
原裝現(xiàn)貨海量庫存歡迎咨詢 |
詢價(jià) | ||
FAI |
24+ |
SMD |
20000 |
一級代理原裝現(xiàn)貨假一罰十 |
詢價(jià) | ||
NSC |
23+ |
SMD-SO14 |
9856 |
原裝正品,假一罰百! |
詢價(jià) | ||
NS |
25+23+ |
SOP-14 |
7652 |
絕對原裝正品全新進(jìn)口深圳現(xiàn)貨 |
詢價(jià) | ||
FAIRCHILD/仙童 |
24+ |
SOP5.2 |
43 |
大批量供應(yīng)優(yōu)勢庫存熱賣 |
詢價(jià) | ||
TI |
24+ |
DIP |
6540 |
原裝現(xiàn)貨/歡迎來電咨詢 |
詢價(jià) |
相關(guān)規(guī)格書
更多- AIP5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532A
- UNE5532
- MAX232
- MAX232
- MAX232E
- MAX2325
- MAX2324
- MAX2321
- MAX2322
- MAX2320
- MAX232E-TD
- MAX232CPE
- SI7964DP
- SI7909DN
- SI7941DP
- SI7901EDN
- SI7940DP
- SI7956DP
- SI7980DP
- SI7902EDN
- SI7998DP
- SI7960DP
- SI7943DP
- SI7991DP
- SI7923DN
- SI7983DP
- SI7973DP
- SI7949DP
- SPC5605BF1MLQ6
- PI7C8150A
- PI7C8150DMAE
- XRCGB25M000F3N00R0
- WNS40H100CG
- MPC8540PX833LC
- TD62308BFG
- TD62308BP1G
- TD62308BF
- TL074
相關(guān)庫存
更多- COS5532
- NE5532
- NE5532
- NE5532
- NE5532
- NE5532A
- NE5532-TD
- NE5532NB
- MAX232
- MAX232
- MAX232
- MAX232A
- MAX2323
- MAX2326
- MAX2327
- MAX232E
- MAX232E
- MAX232ESE
- NE5533
- SI7970DP
- SI7958DP
- SI7913DN
- SI7942DP
- SI7911DN
- SI7900EDN
- SI7922DN
- SI7946DP
- SI7945DP
- SI7921DN
- SI7905DN
- SI7938DP
- SI7925DN
- SI7948DP
- SI7946ADP
- SE1
- PI7C8150B
- PI7C8150DNDE
- PERICOMPI7C8150
- WNS40H100C
- WNS40H100CB
- TD62308
- TD62308APG
- TD62308AFG
- GRM21BR71H104JA11#
- TL074
