8-INPUT POSITIVE-NAND GATES

Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPICE (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Sm

文件：172.22 Kbytes 頁數(shù)：8 Pages

TI

德州儀器

8-INPUT POSITIVE-NAND GATES

文件：63.4 Kbytes 頁數(shù)：5 Pages

TI

德州儀器

8-INPUT POSITIVE-NAND GATES

文件：393.29 Kbytes 頁數(shù)：7 Pages

TI

德州儀器

具有 TTL 兼容型 CMOS 輸入的單路 8 輸入、4.5V 至 5.5V 與非門

These devices contain a single 8-input NAND gate and perform the following Boolean functions in positive logic: or+ D\\ + E\\ + F\\ + G\\ + H\\ The 54ACT11030 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11030 is characterized for operation from ? Inputs Are TTL-Voltage Compatible \n? Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise \n? 500-mA Typical Latch-Up Immunity at 125°C \n? Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs \n ? EPIC ;

TI

德州儀器

8-INPUT POSITIVE-NAND GATES

Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPICE (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Sm

文件：172.22 Kbytes 頁數(shù)：8 Pages

TI

德州儀器

8-INPUT POSITIVE-NAND GATES

Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPICE (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Sm

文件：172.22 Kbytes 頁數(shù)：8 Pages

TI

德州儀器

8-INPUT POSITIVE-NAND GATES

Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPICE (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Sm

文件：172.22 Kbytes 頁數(shù)：8 Pages

TI

德州儀器

8-INPUT POSITIVE-NAND GATES

Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPICE (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Sm

文件：172.22 Kbytes 頁數(shù)：8 Pages

TI

德州儀器

8-INPUT POSITIVE-NAND GATES

Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPICE (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Sm

文件：172.22 Kbytes 頁數(shù)：8 Pages

TI

德州儀器

8-INPUT POSITIVE-NAND GATES

文件：393.29 Kbytes 頁數(shù)：7 Pages

TI

德州儀器