256 x 9 SyncFIFO, 5.0V

The 72201SyncFIFO? is a 256 x 9 First-In, First-Out memory with clocked read and write controls. This FIFO is useful for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication. These FIFOs have 9-bit input and output ports. The Read Clock can be 10 ns read/write cycle time\nRead and Write Clocks can be independent\nDual-Ported zero fall-through time architecture\nEmpty and Full Flags signal FIFO status\nProgrammable Almost-Empty and Almost-Full flags can be set to any depth\nProgrammable Almost-Empty and Almost-Full flags default to Empty+7;

Renesas

瑞薩

CMOS SyncFIFO

Renesas

瑞薩