Quadruple D-latch

DESCRIPTION The HEF4042B is a 4-bit latch with four data inputs (D0 to D3), four buffered latch outputs (O0 to O3), four buffered complementary latch outputs (O0 to O3) and two common enable inputs (E0 and E1). Information on D0 to D3 is transferred to O0 to O3 while both E0 and E1 are in the sam

文件：60.89 Kbytes 頁(yè)數(shù)：6 Pages

PHI

PHI

RF Filter

文件：198.71 Kbytes 頁(yè)數(shù)：3 Pages

ACT

Wide Selection of Panel Seal Boots

文件：84.84 Kbytes 頁(yè)數(shù)：1 Pages

ETCList of Unclassifed Manufacturers

未分類(lèi)制造商

Quad D latch

The BU4042B is a four-circuit D latch with a common clock line and separate data input terminals. When the polarity input is set to “H”, input (D) is presented to output (Q) as is, as long as the clock input is rising, and when the clock input falls, output (Q) holds input (D) at that point. Whil

文件：53.8 Kbytes 頁(yè)數(shù)：4 Pages

ROHM

羅姆