5V ECL 1:2 Differential Fanout Buffer

General Description The 100EL11 is a 5V 1:2 differential fanout buffer. One differential input signal is fanned out to two identical differential outputs. By supplying a constant reference level to one input pin a single ended input condition is created. With inputs open or both inputs at VEE th

文件：130.94 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

絲?。?a target="_blank" title="Marking" href="/kel11/marking.html">KEL11；Package：SO-8；5V ECL 1:2 Differential Fanout Buffer

General Description The 100EL11 is a 5V 1:2 differential fanout buffer. One differential input signal is fanned out to two identical differential outputs. By supplying a constant reference level to one input pin a single ended input condition is created. With inputs open or both inputs at VEE th

文件：130.94 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

5V ECL 1:2 Differential Fanout Buffer

General Description The 100EL11 is a 5V 1:2 differential fanout buffer. One differential input signal is fanned out to two identical differential outputs. By supplying a constant reference level to one input pin a single ended input condition is created. With inputs open or both inputs at VEE th

文件：130.94 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

5V ECL Differential Receiver

General Description The 100EL16 is a 5V differential receiver that contains an internally supply voltage source, VBB. When used in a single ended input condition the unused input must be tied to VBB. When operating in this mode use a 0.01 μF capacitor to decouple VBB and VCC and also limit the cu

文件：138.42 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

5V ECL Differential Receiver

General Description The 100EL16 is a 5V differential receiver that contains an internally supply voltage source, VBB. When used in a single ended input condition the unused input must be tied to VBB. When operating in this mode use a 0.01 μF capacitor to decouple VBB and VCC and also limit the cu

文件：138.42 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

5V ECL Differential Receiver

General Description The 100EL16 is a 5V differential receiver that contains an internally supply voltage source, VBB. When used in a single ended input condition the unused input must be tied to VBB. When operating in this mode use a 0.01 μF capacitor to decouple VBB and VCC and also limit the cu

文件：138.42 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

5V Dual TTL to Differential PECL Translator

General Description The 100ELT22 is a TTL to differential PECL translator operating from a single +5V supply. Both outputs of a differential pair should be terminated in 50? to VCC - 2.0V even if only one output is being used. If an output pair is unused both outputs can be left open (un-termina

文件：119.4 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

5V Dual TTL to Differential PECL Translator

General Description The 100ELT22 is a TTL to differential PECL translator operating from a single +5V supply. Both outputs of a differential pair should be terminated in 50? to VCC - 2.0V even if only one output is being used. If an output pair is unused both outputs can be left open (un-termina

文件：119.4 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

5V Dual TTL to Differential PECL Translator

General Description The 100ELT22 is a TTL to differential PECL translator operating from a single +5V supply. Both outputs of a differential pair should be terminated in 50? to VCC - 2.0V even if only one output is being used. If an output pair is unused both outputs can be left open (un-termina

文件：119.4 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體

5V Dual Differential PECL to TTL Translator (Preliminary)

General Description The 100ELT23 is a dual differential PECL to TTL translator operating from a single +5V supply. The dual gate design of the 100ELT23 makes it ideal for applications which require the translation of a clock and a data signal. The 100 series is temperature compensated. Feature

文件：114.77 Kbytes 頁數(shù)：5 Pages

FAIRCHILD

仙童半導(dǎo)體